

A CAD Tool for Automated Bandwidth Design of Negative Feedback Amplifiers

Roberto Castañeda-Sheissa, Arturo Sarmiento-Reyes, Luis Hernández-Martínez and Hector Vázquez-Leal
 National Institute for Astrophysics, Optics and Electronics
 Electronics Department, CAD Group
 P.O. Box 51, 72000 Puebla, Pue., Mexico
 Email: rsheissa@inaoep.mx, jarocho@inaoep.mx, luish@inaoep.mx, hleal@inaoep.mx

Abstract— Structured design has raised as an alternative to the traditional and design approach. In the structured design, the process starts by establishing the ideal solution, which obviously fulfills a set of specifications. Hereafter, the design procedure consists in achieving a series of modifications to the ideal solution until the specs are met.

One of the key topics in the design of amplifiers is to reach a desired bandwidth (BW). This work focuses on the automation of BW design for negative feedback amplifiers through the synthesis of the nullor with active devices based on the guidelines provided by structured design.

I. INTRODUCTION

The design of analog amplifiers has often been considered as an art under the assumption that no systematic procedures or methodologies do exist developed so far. Experience has been the major way to produce knowledge regarding analog design. A new way to perform analog design has been developed in recent years and it has been in constant upgrade, it is called *structured design* [1]. Herein, the main idea behind the design of negative feedback amplifiers is to divide the whole design into two main blocks, one block is the feedback network and the other block is the active part of the amplifier. As for the feedback network it is comprised of passive elements like resistors, capacitors, inductors or a combination of them.

The nullor (Figure 1) constitutes the active (ideal) block of the amplifier. The nullor is a two-port device composed by two elements: the nullator connected at the input port and the norator connected at the output port. The transmission matrix of the nullor is composed of zeros (Eq. 1), which indicates that the nullor possesses infinite gains for the four transfer relationships, namely voltage (μ), current (β), trans-conductance (γ), and trans-impedance (ζ). Since the nullor is an ideal element it is necessary to achieve its synthesis with an active device, such as BJT or MOS transistors.

$$K = \begin{bmatrix} \frac{1}{\mu} & \frac{1}{\gamma} \\ \frac{1}{\zeta} & \frac{1}{\beta} \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \quad (1)$$

The design resorts to the concept of open-loop gain-poles product [1], which is used to determine whether or not the circuit has the capability to reach the desired BW because a flat frequency response is desired for the BW, the poles of the circuit must lie in a Butterworth distribution (Figure 2). This




Fig. 1. The nullor.

is done by using some well-known compensation schemes, such as pole-splitting, phantom zero, resistor broad-banding, or pole-zero cancellation. The paper presents a CAD tool that automates the BW design of negative feedback amplifiers.




Fig. 2. Poles of the second-order Butterworth transfer function.

II. NULLOR-BASED AMPLIFIERS

On the highest design level if a passive feedback network is connected to the nullor a basic one-loop amplifier is obtained, as seen on Figure 3.

When one-loop amplifiers are combined, it is possible to generate two-loop amplifiers as shown in Figure 4. The combination of voltage amplifier and current amplifier are referred as the **two-loop topology (A)** and the combination of transconductance and transimpedance amplifiers are denoted as the **two-loop topology (B)** [2], [3].

Topology (B) can achieve all four kinds of transfers (voltage, current, transconductance and transimpedance), while Topology (A) can achieve all but the transconductance.

On systems design by conventional procedures designer attempts to satisfy all requirements by the judicious repeat of trial and error method. When the system is completely




Fig. 3. One-loop Negative-feedback Amplifiers.




Fig. 4. Two-loop Negative-feedback Amplifiers.

designed, it is verified in order to assure that complies all the function requirements, in case it fails, the design process is repeated adjusting some parameter values or modifying the configuration until all specs are accomplished [4].

The nullor synthesis is achieved by dividing this block into three stages to be designed: noise, distortion and bandwidth as shown in Figure 5. The noise stage is always located at the input since the noise behavior of the first stage of the active circuit is of importance. Distortion is located at the output. During these optimizations bandwidth is not taken into account. The contributions of the first and last stage to the bandwidth are taken for granted during bandwidth optimization. They are taken into account, but in principle not changed.

As for the bandwidth behavior it is necessary to measure the bandwidth capability of the amplifier before starting the design of this last stage. This measure can be performed in a simple way using a method called Loop-gain-Poles product (LP product). When the LP product is too low (this depends on




Fig. 5. Nullor synthesis.

the specified bandwidth), the design can not reach the desired bandwidth. It is assumed that an all pole Butterworth characteristic is desired [5]. When the LP product is considered large enough now the placement of the poles is of concern. This is called frequency compensation. The frequency compensation techniques are not allowed to deteriorate the former design steps, i.e. noise and distortion.

III. PROGRAM STRUCTURE

This program uses Maple [6], [7] in order to perform symbolic calculations and then substitute numerical values. The program structure is based on the diagram in Figure 6.




Fig. 6. Bandwidth Program Flow Diagram.

From this diagram it can be seen that the noise and distortion stages **must** be already designed in order to continue the bandwidth design process. Next, a new netlist is generated with the already elements but independent sources are not included. Following this step is necessary to find the open-loop system gain by converting a controlled source to an uncontrolled one, this is done by using the sourceless netlist and selecting the stage where is more appropriate to open the loop.

First choice is to open loop at the input stage (noise), but if this stage is comprised by devices in differential configurations the next option is the output stage (distortion). In case both stages are made of differential configurations then a common emitter in differential configuration is the last option.

Once a right controlled source is found then it is turned into an independent current source named (i_x). Afterwards, the DC-loop gain is computed as well as the poles. In order to find the poles and DC gain, Chain-matrix calculations are performed to find the MNA matrix taking as input port the port where is (i_x) and the output port is the controlling branch for the controlled source. The denominator of the found equation for this circuit gives the poles, while making $s=0$ gives the DC-loop gain. Using the formula (2) the LP product is calculated, this value indicates the maximal attainable bandwidth that circuit can achieve.

$$f_{n_{max}} = \sqrt[n]{\left| [1 - A(0)\beta(0)] \prod_{i=1}^n p_i \right|} \quad (2)$$

Where $A(0)\beta(0)$ is the DC loop gain and p_i are system's poles. If the maximum bandwidth computed from the LP product fulfills the bandwidth requirement provided by the user the routine is stopped and the program continues to verify the position of circuit's poles. If this value is too low then a routine is performed in order to increase the LP product by already found routines [1], [2].

The first one is to increase the LP product without increasing the order, that is, increasing bias values for the noise and distortion stages. In case the LP product is not increased adjusting bias values, the other option is to increase LP value by increasing the order. This is done adding another device, care must be taken on the configuration for this device because the negative feedback must remain. If after the addition of one or more devices to this stage the LP product is still low, then the design is not feasible and must be re-designed, afterwards program ends.

Granted that the circuit is capable to achieve a desired bandwidth, the next step is to design the way how the circuit is going to do it. Now the poles placement is of concern. This is called frequency compensation. Techniques for frequency compensation are not allowed to deteriorate the noise and distortion qualities already designed.

First thing to do is locate the poles position, the important ones are placed on the left side of the real axis. The poles placement adjustment is performed by on this order: phantom zeros, pole splitting, pole-zero cancellation and resistive broad-banding.

In case that by any of the previous compensation techniques closed-loop poles can not be placed on a Butterworth position, the design is not feasible and it is necessary to re-design it.

IV. EXAMPLE

The circuit under test is a transimpedance amplifier, that is, a current to voltage amplifier (Figure 3 (c)). It is based on the exercise 9 of [1].

At this point the nullor has been synthesized to fulfill the noise and distortion requirements by a single CE-stage, this has been done in order to guarantee a negative loop gain (Figure 7).




Fig. 7. Transimpedance Amplifier with a Two-stage Nullor Implementation.

Using the small-signal model for the device, it turns to the scheme shown in Figure 8. The small-signal parameters for the device are:

- $g_m = 40\text{mA/V}$
- $c_\pi = 4\text{pF}$
- $r_\pi = 2.5\text{k}\Omega$
- $r_o = 50\text{k}\Omega$
- $\beta = 100$

The values for the other components are as follows:

- $C_s = 100\text{pF}$
- $R_s = 10\text{k}\Omega$
- $R_{feed} = 10\text{k}\Omega$
- $R_L = 10\text{k}\Omega$
- $C_L = 10\text{pF}$




Fig. 8. Detailed Small-signal diagram of the amplifier of Fig. 7.

The Chain-matrix for this circuit is given in Figure 9.

```

File Edit View Insert Format Subwindow Window Help
Warning
Warning
Warning, the name GramSchmidt has been rebound
Warning, the name changecoords has been redefined
> test1:=read_arch('/home/rsheissa/maple/mna/midwest_open.cir'):
> K1:=chain_matrix(test1):
> 1/K1[2,1];
rpil Rs rol RL / ( Rfeed RL Rs + Rfeed rol Rs + Rfeed RL rpi + Rfeed rol rpi + RL rol Rs + RL rol rpi + rol rpi Rs
+ RL rpi Rs + RL rol s cpi rpi Rs + RL rol s Cs rpi Rs + s CL RL rol rpi Rs + s CL Rfeed RL rol Rs
+ s^2 CL Rfeed RL rol cpi rpi Rs + s CL Rfeed RL rol rpi + s^2 CL Rfeed RL rol Cs rpi Rs + Rfeed rol s cpi rpi Rs
+ Rfeed rol s Cs rpi Rs + Rfeed RL s cpi rpi Rs + Rfeed RL s Cs rpi Rs )
> r1:=1/K1[2,1]*gpi;
> K1_dclg:=subst(s=0,K1_lg):
> K1_denom:=denom(K1_lg)-0;
> K1_poles:=solve(K1_denom,s);
> for i1 from 1 to nops(K1_poles) do
  K1_poles[i1]:=K1_poles[i1]*1/(2*P1);
end do;
> aux:=[];
> gpi:=40e-3;
> for i1 from 1 to nops(K1_poles) do

```

Fig. 9. Chain-matrix for Current-Voltage Amplifier.

Opening the loop, poles are located at (Figure 10). This tool finds that resistor broad-banding is able to move the poles of the circuit into a Butterworth position (Figure 11). These are the values found:

```

File Edit View Insert Format Spreadsheet Window Help
midwest_open.mus - [Server 1]
end do:
> aux:=[];
> gal:=dbr-3;
> for i from 1 to nops(nombrco) do
  aux:=op(aux),nombrs[i]=valor[i];
end do:
> u1:=1;
> for j from 1 to nops(K1_poles) do
  u1:=u1*K1_poles[j];
end do:
> #open-loop poles printed
> for jj from 1 to nops(K1_poles) do
  print(evalf(subs(op(aux),K1_poles[jj])));
end do:
-827126.4896
-0.3592483852 107
> pole_prod:=evalf(subs(op(aux),u1));
> #DC Gain
> dclloop_eval:=1-subst(op(aux),K1_dclg);
> lp_semi:=abs(pole_prod*dclloop_eval);
> #Maximum Attainable Bandwidth
> fn_max:=root[nops(K1_poles)](lp_semi);
>
Time: 2.9s | Bytes: 5.37M

```

Fig. 10. Poles Calculation Procedure and Display.

```

File Edit View Insert Format Spreadsheet Window Help
midwest_wbba.mus - [Server 1]
> #open-loop poles printed
> for jj from 1 to nops(K1_poles) do
  print(evalf(subs(op(aux),K1_poles[jj])));
end do:
-0.3477015922 107
-0.1348633205 106
> pole_prod:=evalf(subs(op(aux),u1));
pole_prod:=0.4689219127 1014
> #DC gain
> dclloop_eval:=1-subst(op(aux),K1_dclg);
dclloop_eval:= -1.077621294
> lp_semi:=abs(pole_prod*dclloop_eval);
lp_semi:=0.5053202383 1014
> #Maximum Attainable Bandwidth
> fn_max:=root[nops(K1_poles)](lp_semi);
fn_max:=0.7108588033 107
>
Time: 0.9s | Bytes: 2.66K

```

Fig. 11. Results of the Resistor Broad-banding Calculation Procedures.

- Pole= -3477015.922
- Pole= -13486332.05
- DC loop gain= -1.077621294
- Maximum attainable bandwidth= 7108588.033E⁷

It can provide a Butterworth characteristic when the loop is closed.

By means of a simulation in hspice [8] is verified that poles are placed at a Butterworth position. The results are:

- Pole= $-8.4817E^6 + 8.5075E^6j$
- Pole= $-8.4817E^6 - 8.5075E^6j$

calculating the angle it gives 45.09° for a $R_{br} = 122 \Omega$. The schematic (Figure 12) show where this resistor is placed.




Fig. 12. Implementation of Resistive Broad-banding.

V. CONCLUSION

It has been shown that by applying the theory provided by the structured design method is possible to verify if a design can accomplish the bandwidth spec once the noise and distortion stages are completely designed. A CAD tool based on the Maple program has been developed in order to verify if the amplifier design can accomplish the bandwidth behavior for what it was designed. In case that design does not reach the desired bandwidth or its poles are not in a Butterworth distribution, the program has various procedures to make it fulfill specs. These procedures resort to various techniques and concepts. The Loop-Pole product (LP) makes easier to measure the bandwidth capability of an amplifier. If the LP product is lower, it is impossible to reach a desired bandwidth. There are two techniques in order to increase the LP product. Once the BW spec is fulfilled the position of the poles is the next concern. Four frequency compensation techniques can be applied. If after frequency compensations or LP product increase there is not a satisfactory pole placement or a high LP value, the need the re-design the amplifier becomes a priority.

ACKNOWLEDGMENT

Roberto Castañeda Sheissa is holder of a scholarship from CONACyT México under contract 118652/120341. This work has been supported by a CONACyT México research project under grant 42588-Y.

REFERENCES

- [1] C. Verhoeven, A. Staveren, G. Monna, M. Kouwenhoven, and E. Yildiz, *Structured Electronic Design, Negative-feedback Amplifiers*. Kluwer Academic Publishers, 2003.
- [2] E. Nordholt, *Design of High Performance Negative-feedback amplifiers*. Elsevier Scientific, 1983.
- [3] J. Stoffels, "Automation in high-performance negative feedback amplifier design," Ph.D. dissertation, Delft University of Technology, 1988.
- [4] K. Ogata, *Modern Control Engineering*, 2nd ed. Prentice-Hall, 1993.
- [5] W.-K. Chen, Ed., *The Circuits and Filters Handbook*, 2nd ed. CRC Press, 2003.
- [6] B. W. Char, K. O.Geddes, and G. H. Gonnet, "Maple V language reference manual," Springer-Verlag, New York, 1994. ISBN/ISSN:0-387-97622-1.
- [7] A. Heck, "Introduction to maple," Springer-Verlag, New York, 1993. ISBN/ISSN:0-387-97622-0.
- [8] *Star-Hspice Manual*, Release 1998.2 ed., Avant! Corporation, July 1998.